Seminar:Modelling a SoC bus interconnect using an XMOS XMP64

All the latest news and announcements from XCore and XMOS.
User avatar
nassim
Experienced Member
Posts: 112
Joined: Sun Sep 05, 2010 3:39 pm

Seminar:Modelling a SoC bus interconnect using an XMOS XMP64

Postby nassim » Sun Sep 25, 2011 10:08 am

University of Bristol

Reading group: Modelling a SoC bus interconnect using an XMOS XMP-64 board
27 Sep 2011 at 13:00 in MVB 3.36

Speaker: James Pallister

Abstract: A SoC modelling framework has been built for the XMOS XMP-64 board to simulate a shared memory system with multiple IP-cores injecting different distributions of traffic into a bus interconnect. The simulator keeps track of individual transactions going through the system, allowing the latency of each component to be examined. I will discuss the design of the simulator and some of the results we have obtained.

https://www.cs.bris.ac.uk/Research/Micr ... 9867200000
User avatar
phalt
Respected Member
Posts: 298
Joined: Thu May 12, 2011 11:14 am

Postby phalt » Mon Sep 26, 2011 9:34 am

Oh interesting, I'm surprised I didn't pick up on this sooner. I might attend if I have some spare time, thanks for sharing!

Who is online

Users browsing this forum: No registered users and 1 guest