Pin out in datasheet/Packge Port Map differs Topic is solved

Technical discussions around xCORE processors (e.g. General Purpose (L/G), xCORE-USB, xCORE-Analog, xCORE-XA).
DemoniacMilk
XCore Addict
Posts: 191
Joined: Tue Jul 05, 2016 2:19 pm

Pin out in datasheet/Packge Port Map differs

Postby DemoniacMilk » Fri Jul 29, 2016 9:06 am

While using the eXplorerKIT for some testing, I ran out of accessible 1-bit-ports on tile[0]. I plan on soldering some wires to the pins/ports that arent connected to the pin header, but found some inconsistent info (see attached file).

What document is correct?

Datasheet is 2016/04/20 Document Number: X006991,
The shown table was found in document "xCORE-200-Devices-Package-and-Portmap_2.2", xCORE-200 PORT MAP [X07017]
You do not have the required permissions to view the files attached to this post.
View Solution
User avatar
Folknology
XCore Legend
Posts: 1274
Joined: Thu Dec 10, 2009 10:20 pm

Postby Folknology » Fri Jul 29, 2016 11:45 am

Are you getting XOD12 and XOD10 mixed up, as your picture isn't showing an error X0D11 looks right
DemoniacMilk
XCore Addict
Posts: 191
Joined: Tue Jul 05, 2016 2:19 pm

Postby DemoniacMilk » Fri Jul 29, 2016 12:46 pm

tanks for having a look.

The table lists X0D10 as pin28 (i cut that off), what does fit to the datasheet. But instead of labeling this port as P1C0, it lists X0D11/pin32 as P1C0.
Maybe some part of the table is misplaced by one line?
DemoniacMilk
XCore Addict
Posts: 191
Joined: Tue Jul 05, 2016 2:19 pm

Postby DemoniacMilk » Fri Jul 29, 2016 1:00 pm

I found out there is no P1E0 in my table. Guess the cells for P1C0 and P1D0 must have been moved down one line by accident.

Who is online

Users browsing this forum: No registered users and 3 guests