Data on clocked ports is sampled and driven on specific edges of the clock. The input is sampled on the rising clock edge while the output is driven on the falling clock edge.
If you have a simple question and just want an answer.
2 posts • Page 1 of 1
- XCore Expert
- Posts: 589
- Joined: Wed Feb 29, 2012 10:03 am