Build error USB Audio Reference Design

Technical questions regarding the xTIMEcomposer, xSOFTip Explorer and Programming with XMOS.
User avatar
mon2
XCore Legend
Posts: 1679
Joined: Thu Jun 10, 2010 11:43 am

Re: Build error USB Audio Reference Design

Postby mon2 » Sat Dec 07, 2019 5:36 pm

Is your github project referenced above still current and complete?
niektb
Member++
Posts: 28
Joined: Tue Mar 26, 2019 8:38 am

Postby niektb » Mon Dec 09, 2019 10:52 am

Hmm i've made a few edits here and there but the essence is more or less the same (or at least the errors still are lol). Also tried it on a Linux installation but didn't make a difference either :)
User avatar
mon2
XCore Legend
Posts: 1679
Joined: Thu Jun 10, 2010 11:43 am

Postby mon2 » Mon Dec 09, 2019 10:58 am

Hi. Yes, attempted to compile your project over the weekend and made some progress.

Still facing some resource issues but..

In your makefile, change the -lquadflash to -lflash. Save and compile again. From memory here and not fully awake :)

Then error should be that you are exceeding the # of cores?

Post your results.
niektb
Member++
Posts: 28
Joined: Tue Mar 26, 2019 8:38 am

Postby niektb » Thu Dec 12, 2019 10:52 am

Thanks for looking into my issues! Correct, also the number of timers is exceeded! This is the full message:

Code: Select all

xmap: Warning: More than 6 cores used on a tile. Ensure this is not the case on tile running XUD.
xmap: Warning: port "XS1_PORT_1F" on tile[0] is not connected to any pins in this package.
xmap: Warning: port "XS1_PORT_1G" on tile[0] is not connected to any pins in this package.
xmap: Warning: port "XS1_PORT_1E" on tile[0] is not connected to any pins in this package.
xmap: Warning: port "XS1_PORT_1H" on tile[0] is not connected to any pins in this package.
xmap: Warning: port "XS1_PORT_1J" on tile[0] is not connected to any pins in this package.
xmap: Warning: port "XS1_PORT_1K" on tile[0] is not connected to any pins in this package.
xmap: Warning: port "XS1_PORT_1I" on tile[0] is not connected to any pins in this package.
xmap: Warning: port "XS1_PORT_4A" on tile[0] is not connected to any pins in this package.
Constraint check for tile[0]:
  Cores available:            8,   used:          9 .  FAILED
  Timers available:          10,   used:         11 .  FAILED
  Chanends available:        32,   used:         26 .  OKAY
  Memory available:       262144,   used:      52036 .  OKAY
    (Stack: 3660, Code: 35884, Data: 12492)
Error: Constraints check FAILED for tile[0].
xmake[1]: *** [bin//smartDAC_USB_proto.xe] Error 1
xmake: *** [bin//smartDAC_USB_proto.xe] Error 2
User avatar
mon2
XCore Legend
Posts: 1679
Joined: Thu Jun 10, 2010 11:43 am

Postby mon2 » Thu Dec 12, 2019 11:26 am

Hi. You will have to review your source code edits to resolve the 2 violations (cores & timers). Then you should be fine to test on this target CPU.

XUD IP requires that you use under 6 cores to allow for XUD to have more CPU bandwidth. However, there are some work arounds for this issue.
niektb
Member++
Posts: 28
Joined: Tue Mar 26, 2019 8:38 am

Postby niektb » Thu Dec 12, 2019 12:29 pm

But I didn't add any custom code yet? :)
User avatar
mon2
XCore Legend
Posts: 1679
Joined: Thu Jun 10, 2010 11:43 am

Postby mon2 » Thu Dec 12, 2019 12:36 pm

Ok. Please share full details on the tool chain version and IP used to build this firmware.

Yesterday, we did our own compilation of the XMOS audio IP for another thread here and it worked fine.

Can test your build process once we receive more details.

Fairly sure we are on 14.3.3 but will confirm upon reaching the office.
User avatar
mon2
XCore Legend
Posts: 1679
Joined: Thu Jun 10, 2010 11:43 am

Postby mon2 » Thu Dec 12, 2019 1:28 pm

Suggest for you to follow this thread which is working well for many:

viewtopic.php?f=37&t=6375

Please post your update.
niektb
Member++
Posts: 28
Joined: Tue Mar 26, 2019 8:38 am

Postby niektb » Thu Dec 12, 2019 4:22 pm

I too am using 14.3.3 and with sw_usb_audio-[sw](6.15.2).
I'll look into the link you provided!
User avatar
akp
Respected Member
Posts: 394
Joined: Thu Nov 26, 2015 11:47 pm

Postby akp » Fri Dec 13, 2019 12:50 pm

Hi, I assume you can compile the reference design OK? The XUF chips are just multi-chip modules I am pretty sure. So they have an embedded ISSI flash or something. I doubt the flash is even on the same die as the XMOS MCU (because then the MCU would probably have been fabbed in a flash process rather than logic or SRAM process I suppose). All that is to say is that if your target file is OK then it really shouldn't make a difference.

Who is online

Users browsing this forum: No registered users and 1 guest